Apple
Silicon Validation Engineer
Emeryville, CA
- Salary
- $184,700 - $324,800
- Level
- Senior
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 1 October 2026.
About the role
Imagine playing a pivotal role in bringing Apple's groundbreaking mobile SoCs to life, impacting millions of users worldwide. As a DDR Silicon Validation Engineer, you will be at the forefront of innovation, performing critical lab characterization and validation of advanced…
Other openings for this role
2 open postings for this role in Emeryville, CA, first posted 1 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 4 October 2026 – open
- 1 October 2026 – open (this posting)
Salary context
10 other open postings titled Silicon Validation Engineer state a salary: median USD 139,850 to USD 250,150 a year.
Similar jobs
- Senior FPGA Engineer at Epirus
Shares 4 skills: Perl, FPGA, MATLAB… · Senior level · same country - Senior Electrical Design Engineer at Besxar
Shares 4 skills: FPGA, MATLAB, Test Automation… · Senior level · same country - Senior FPGA Engineer at GE Vernova
Shares 4 skills: Perl, FPGA, MATLAB… · Senior level - Protocol Validation Engineer (Exp 10+ Years) at Ethernovia, Inc.
Shares 3 skills: FPGA, Test Automation, Python - SoC Validation Engineer at AST SpaceMobile
Shares 3 skills: Perl, FPGA, Python - DDR Design Engineer at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.