Apple
CPU Processor Power Management Verification Engineer
Santa Clara, CA
- Salary
- $129,300 - $194,700
- Level
- Mid
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 2 October 2026.
About the role
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and…
Other openings for this role
4 open postings for this role in Santa Clara, CA, first posted 2 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 4 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open (this posting)
Similar jobs
- IC Design Verification Engineer at Lumilens
Shares 4 skills: Verilog, Perl, FPGA… · same seniority · same country - Digital Verification Engineer at Neuralink
Shares 4 skills: Verilog, Perl, FPGA… · same seniority · same country - Verification Designer at Fidus Systems
Shares 4 skills: Verilog, Perl, FPGA… · same country - Senior Design Verification Engineer at HPR
Shares 4 skills: Verilog, Perl, FPGA… · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 4 skills: Verilog, Perl, FPGA… · same country - Senior Technical Product Manager, Platform, Apple Store Online at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.