Senior ASIC Design Verification Engineer
Palo Alto Networks · Santa Clara, CA · $129,200 - $209,000 /yr
Open. First seen 2 October 2026.
Description
Our Mission At Palo Alto Networks®, we're united by a shared mission-to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge technology and bold thinking. Here, everyone has a voice, and every idea…
Read the full posting on www.themuse.com
Similar jobs
- Senior ASIC Design Verification Engineer at K2 Space
Shares 5 skills: Verilog, Perl, C… · Senior level · same country - Design Verification Engineer at Apple
Shares 5 skills: Verilog, Perl, C… · Senior level · same country - Sr. ASIC Verification Engineer at Tensordyne
Shares 5 skills: Verilog, Perl, C… · Senior level · same country - Design Verification Engineer at Baidu USA
Shares 5 skills: Verilog, Perl, C… · Senior level · same country - Senior Design Verification Engineer at Astera Labs
Shares 5 skills: Verilog, Perl, C… · Senior level - Senior Technical Support Engineer - Focused Services at Palo Alto Networks
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.