Senior SoC Digital Verification Engineer, Multimedia Lab
TikTok · San Jose, CA · $218400 - $480000 annually
Open. First seen 2 October 2026.
Description
Responsibilities About the team: Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware…
Read the full posting on www.themuse.com
Similar jobs
- SoC Firmware Engineer at Apple
Shares 6 skills: Verilog, Perl, FPGA… · Senior level · same country - Verification Designer at Fidus Systems
Shares 5 skills: Verilog, Perl, FPGA… · Senior level · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: Verilog, Perl, FPGA… · Senior level · same country - Lead Digital Verification Engineer at Efficient Computer
Shares 4 skills: Verilog, Perl, Embedded Systems… · same country - Senior Digital Design Engineer at Astera Labs
Shares 5 skills: Verilog, Perl, FPGA… · Senior level - Machine Learning Engineer Graduate (Global E-Commerce) - 2027 Start (PhD) at TikTok
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.