Principal Product Engineer - Virtual Protocols
Cadence · San Jose, CA · $136,500 - $253,500
Open. First seen 2 October 2026.
Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Business Overview Deliver Emulation and Prototyping assisted verification products using virtualization (SW) technologies to accelerate and shift left SW-driven…
Read the full posting on www.themuse.com
Similar jobs
- Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 6 skills: VHDL, Verilog, Perl… · Staff level · same country - Staff FPGA Design Engineer at Ursa Major
Shares 6 skills: VHDL, Verilog, C… · Staff level · same country - Principal Flight Software Engineer at K2 Space
Shares 6 skills: VHDL, Verilog, C… · Staff level · same country - Lead Software Engineering - C++ at JPMorgan Chase
Shares 7 skills: VHDL, Verilog, Perl… - CPU Power Management Microarchitect/RTL Engineer at Apple
Shares 6 skills: VHDL, Verilog, Perl… · same country - Principal Software Engineer at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.