Sr Principal Design Engineer
Shanghai, China
- Level
- Principal
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Description Responsibilities: • Working in Cadence Flagship Emulation and Prototyping product line; • Responsible for designing, developing, modifying and…
What this role asks for
Particular to this role
FPGA
Rare in Cadence's other 299 open postings.
Compared with Cadence's other open jobs.
Similar jobs
- Staff Engineer – Synthesized Model IP Design at Qualcomm
Shares 3 skills: Perl, Verilog, FPGA · Staff level - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 3 skills: Perl, Verilog, FPGA · Staff level - Senior FPGA Design Engineer at HPR
Shares 3 skills: Perl, Verilog, FPGA - Senior Digital Design Engineer at Astera Labs
Shares 3 skills: Perl, Verilog, FPGA - Senior SoC Digital Design Engineer, Multimedia Lab at TikTok
Shares 3 skills: Perl, Verilog, FPGA - Lead Software Engineer at Cadence
Also at this company
More jobs like this
COMPANYJobs at Cadence 333
Is this your posting? Email info@careerholo.com to have it removed.