Cadence
Lead Software Engineer - Low-Power Verification
San Jose, CA
- Salary
- $114,800 - $213,200
- Level
- Lead
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our team and help build the next generation of low-power verification software for the Palladium and Protium emulation and prototyping platforms. As a Lead Software…
See Software Engineer salaries in the United States →
Similar jobs
- Lead Software Engineering - C++ at JPMorgan Chase
Shares 5 skills: VHDL, Verilog, Perl… · Lead level - CPU Power Management Microarchitect/RTL Engineer at Apple
Shares 5 skills: VHDL, Verilog, Perl… · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: VHDL, Verilog, Perl… · same country - Satellite Flight Software Engineer (Embedded Systems/SETA) at omniconsultcorp
Shares 4 skills: VHDL, Verilog, C++… · same country - Future Opportunities- Software Engineering at Epirus
Shares 4 skills: VHDL, Verilog, C++… · same country - Principal Application Engineer at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.