Principal Design Engineer (Virtual Solution)
Cadence · Shanghai, China
Open. First seen 2 October 2026.
Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Key Responsibilities • Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium) • Build and integrate Accelerated…
Read the full posting on www.themuse.com
Similar jobs
- Staff FPGA Design Engineer at Ursa Major
Shares 5 skills: Verilog, FPGA, C… · Staff level - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 5 skills: Verilog, FPGA, C… · Staff level - Senior Electrical Design Engineer at Humanoid
Shares 5 skills: Verilog, FPGA, C… - Senior Design Verification Engineer at Astera Labs
Shares 5 skills: Verilog, FPGA, C… - Hardware Design Engineer (Consumer Electronics) at Meta
Shares 5 skills: Verilog, FPGA, C… - Principal Software Engineer at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.