Senior Software Engineer - Low Power Verification
Cadence · Hsinchu, Taiwan
Open. First seen 2 October 2026.
Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our team and help build the next generation of low-power verification software for the Palladium and Protium emulation and prototyping platforms. What you will do…
Read the full posting on www.themuse.com
Similar jobs
- CPU Power Management Microarchitect/RTL Engineer at Apple
Shares 5 skills: VHDL, Verilog, Perl… · Senior level - Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: VHDL, Verilog, Perl… · Senior level - Lead Software Engineering - C++ at JPMorgan Chase
Shares 5 skills: VHDL, Verilog, Perl… - Embedded Software Engineer - Innovation Transfer at Oxford Quantum Circuits
Shares 4 skills: VHDL, Verilog, C++… - Telecom Systems Software Engineer (5G RAN | ARM/x86) at microampsolutions
Shares 4 skills: VHDL, Verilog, C++… - Principal Software Engineer at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.