Mixed-Signal, Sr Principal Design Engineer
Cadence · San Jose, CA · $154,000 - $286,000
Open. First seen 2 October 2026.
Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links. The successful candidate…
Read the full posting on www.themuse.com
Similar jobs
- Digital Mixed-Signal Modeling Engineer at Apple
Shares 5 skills: Verilog, Perl, MATLAB… · same country - Principal FPGA / RTL Design Engineer - Signal Processing at Silvus Technologies
Shares 4 skills: Verilog, Perl, MATLAB… · Staff level · same country - Analog/Mixed-Signal Circuit Design Engineer at SK hynix America
Shares 4 skills: Verilog, Perl, MATLAB… · same city - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 4 skills: Verilog, Perl, C… · Staff level · same country - Sr. Staff Engineer - Digital Design Verification at Ambiq Micro, Inc.
Shares 4 skills: Verilog, Perl, C… · Staff level · same country - Principal Software Engineer at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.