Design Verification (DV) Engineer - 2027 Grads
New York, NY
- Salary
- $300,000 per year
- Level
- Junior
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technologies to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to…
What this role asks for
Particular to this role
Machine Learning
Rare in Hudson River Trading's other 47 open postings.
In most of Hudson River Trading's ads
Python
Named in most of its open postings, whatever the role.
Read against Hudson River Trading's other open postings on this site.
Similar jobs
- ASIC Design Engineer (Silicon Engineering) at SpaceX
Shares 3 skills: FPGA, C++, Python · Junior level · same country - Robotics Software Engineer at Voyager Technologies, Inc.
Shares 5 skills: FPGA, C++, Linux… · same country - Embedded Firmware Engineer at Sparx Engineering
Shares 5 skills: FPGA, C++, Linux… · same country - Associate Embedded Software Engineer at AnySignal
Shares 4 skills: FPGA, C++, Linux… · Junior level · same country - Jr Algorithms/Video Engineer at TRL11, Inc.
Shares 4 skills: FPGA, C++, Machine Learning… · Junior level · same country - Systems Engineer - R&D at Hudson River Trading
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.