Design Verification (DV) Engineer
Hudson River Trading · Austin, TX · $200,000 - $300,000 per year
Open. First seen 2 October 2026.
Description
The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technology to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to…
Read the full posting on www.themuse.com
Similar jobs
- Wireless Design Verification Engineer at Apple
Shares 4 skills: Verilog, FPGA, Machine Learning… · same country - Senior Design Verification Engineer at HPR
Shares 4 skills: Verilog, FPGA, Linux… · same country - Silicon Validation Engineer, Software at Etched
Shares 6 skills: Verilog, FPGA, C++… · same seniority · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: Verilog, FPGA, C++… · same country - FPGA Design Engineer at Taara
Shares 4 skills: Verilog, FPGA, C++… · same seniority · same country - Risk Engineer at Hudson River Trading
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.