CAD Engineer - Design Verification Methodology
Apple · Austin, TX · $150,400 - $277,600
Open. First seen 4 October 2026.
Description
Do you love building elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services…
Read the full posting on www.themuse.com
Other openings for this role
7 open postings for this role in Austin, TX, first posted 2 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 4 October 2026 – open (this posting)
- 4 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
Salary context
6 other open postings titled CAD Engineer - Design Verification Methodology state a salary: median USD 165,800 to USD 292,400 a year.
Similar jobs
- Design Verification Engineer at Baidu USA
Shares 5 skills: Verilog, Perl, C… · same country - Senior ASIC Design Verification Engineer at K2 Space
Shares 5 skills: Verilog, Perl, C… · same country - Senior Design Verification Engineer at Astera Labs
Shares 5 skills: Verilog, Perl, C… - FPGA Design Engineer II at HPR
Shares 5 skills: VHDL, Verilog, Perl… · same seniority · same country - Optical DSP Design Engineer at Celero Communications, Inc.
Shares 5 skills: VHDL, Verilog, C… · same seniority - DDR Design Engineer at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.