Cadence
Senior Principal Design Engineer-Palladium & Protium Customer Enablement & Solutions
San Jose, CA
- Salary
- $154,000 - $286,000
- Level
- Staff
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 9 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our North America Palladium and Protium HW Development team and help shape the future of system-level chip design verification. In this highly visible…
Similar jobs
- Staff FPGA Design Engineer at Ursa Major
Shares 4 skills: Verilog, FPGA, C… · Staff level · same country - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 4 skills: Verilog, FPGA, C… · Staff level · same city - Senior ASIC Design Verification Engineer (AI Compute) at Persimmons
Shares 4 skills: Verilog, FPGA, C… · same city - Senior Electrical Design Engineer at Humanoid
Shares 4 skills: Verilog, FPGA, C… · same country - Senior Design Verification Engineer at Astera Labs
Shares 4 skills: Verilog, FPGA, C… - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.