Analog Design Engineer (custom DRAM circuits)
- Salary
- $200K - $400K
- Level
- Mid
- Work type
- Hybrid · Silicon Valley
- Visa
- Not stated
Open. First seen 16 October 2026.
The team: Silicon Hardware HIRES STEADILY
This role is one of 9 open in Silicon Hardware. 4 were posted in the last 30 days and the oldest in July: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Python (7 of 9), Verilog (4 of 9), FPGA (3 of 9), LLM (3 of 9), Perl (3 of 9), C++ (2 of 9)
OTHER ROLES ON THIS TEAM
- Physical Design Manager posted Oct 16
- Hardware Engineer, FPGA posted Oct 14
- Hardware Engineer, ASIC Architect posted Sep 30
- Hardware Engineer, System Architect posted Sep 10
- Hardware Engineer, RTL posted Aug 10
- Hardware Engineer, Physical Design posted Jul 31
- Hardware Engineer, PCB posted Jul 29
- Design Verification Engineer posted Jul 15
From the team and dates on Normal Computing Corporation's own job board.
About the role
Normal Computing | Build with Us
Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), London, Copenhagen, and Seoul.
The Role
As an Analog Hardware Engineer, you will build the core mixed-signal technology powering our unconventional computing architecture.
You will design unique analog circuits, creating library cells as well as macros, to support a unique computational architecture. Working alongside silicon architecture, digital, and layout teams, you will own the end-to-end analog development from clean-sheet circuit design through parasitic extraction and silicon bring-up to unlock unprecedented throughput-per-watt.
What You Will Own
- Analog design flow methodology: lead the full analog development cycle including research, exploratory design
- Develop or acquire analog IP for use in Normal Silicon
- Acquire or help direct analog EDA tool development
- Evaluation of memory designs, including SRAM, DRAM, and CIM architectures
What Makes You a Great Fit
- Developed analog IP from spec to GDSII in modern technologies, taped out and brought up.
- Worked on memory technologies (i.e. SRAM, DRAM) on core level (bitcell arrays and peripheral circuits)
- Designed and characterized custom bitcells in schematic and layout
- Fluent in the Cadence flow: Virtuoso, Spectre, Assembler, Extraction, Layout, HSMC, Characterization
- Deep understanding of noise and variation and their impacts on silicon performance and reliability
Bonus Points
- Lead, taped out, brought up CIM chips
- Experienced and comfortable in a chip measurement environment for debug and characterization
- Have used AI and/or scripting languages (i.e. Python, Perl) to automate design flows and data post-processing
Equal Employment Opportunity Statement
Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.
Accessibility Accommodations
Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.
Privacy Notice
By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice.
Similar jobs
- Wireless Design Verification Engineer at Apple
Shares 2 skills: Perl, Python · same seniority · same country - FPGA Engineer - Chip Design at Weekday AI
Shares 2 skills: Perl, Python · same seniority - Physical Design Engineer at Syntiant
Shares 2 skills: Perl, Python · same seniority - Design Engineer I at Cadence
Shares 2 skills: Perl, Python · same country - Senior RTL Design Engineer at Efficient Computer
Shares 2 skills: Perl, Python · same country - Physical Design Manager at Normal Computing Corporation
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.