Staff Digital Design Engineer GPU Hardware - Athens
- Salary
- €50,400 - €76,800
- Level
- Staff
- Work type
- On-site · Marousi
Not stated in the posting: visa.
Open. First seen 28 October 2026.
About the role
Company: Qualcomm Europe, Inc., Greek Branch Office Job Area: Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: About the Role We are looking for an experienced Staff Digital Design Engineer to join our GPU Hardware Design team in Greece. In this…
What this role asks for
Standard for embedded / hardware roles
Python
Common in embedded / hardware postings at any company.
Compared with Qualcomm's other open jobs.
The team: GPU ASICS Engineering HIRES STEADILY
This role is one of 18 open in GPU ASICS Engineering. 10 were posted in the last 30 days and the oldest in October: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
C (11 of 18), C++ (11 of 18), Python (11 of 18), Verilog (11 of 18), FPGA (8 of 18), Perl (6 of 18), Airflow (4 of 18)
OTHER ROLES ON THIS TEAM
- GPU Design Verification Engineer, Senior posted Oct 28
- GPU HLM Engineer - Cork, Ireland posted Oct 27
- Senior GPU DV Engineer posted Oct 26
- Senior Digital Design Verification Engineer GPU Hardware - Athens or Patra, Greece posted Oct 21
- Digital Verification Engineer - Athens or Patra, Greece posted Oct 21
- Staff Digital Verification Engineer GPU Hardware Design - Athens or Patra, Greece posted Oct 21
- GPU Power Engineer posted Oct 8
- GPU Validation and Emulation Engineer - Qualcomm - Cambridge, UK posted Oct 2
- GPU Design Verification Engineer posted Oct 1
- GPU Design Verification Engineer posted Sep 17
- GPU Compiler Engineer - Multiple Levels (Evergreen) posted Sep 17
- GPU Compiler Engineer - Multiple Levels posted Sep 17
- GPU Validation and Emulation Engineer, Senior posted Sep 17
- Senior Staff Formal Verification Engineer posted Sep 17
- Senior Staff GPU Kernel Mode Driver Engineer posted Sep 17
- Staff GPU Engineer - Cork, Ireland posted Sep 17
- GPU Compiler Development Engineer, up to Sr. Staff (Hsinchu/Taipei) posted Oct 15
From the team and dates on Qualcomm's own job board.
Similar jobs
- Senior Digital Design Engineer at Astera Labs
Shares 4 skills: Perl, Verilog, FPGA… - Senior SoC Digital Design Engineer, Multimedia Lab at TikTok
Shares 4 skills: Perl, Verilog, FPGA… - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 4 skills: Perl, Verilog, FPGA… · Staff level - Senior FPGA Design Engineer at HPR
Shares 4 skills: Perl, Verilog, FPGA… - Principal FPGA Design Engineer at Terran Orbital Corporation
Shares 3 skills: Verilog, FPGA, Python · Staff level - High-Speed Analog & Mixed-Signal PHY Design Engineer at Qualcomm
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.