Design Engineering Architect - Systems and Interfaces
San Jose, CA
- Salary
- $185,500 - $344,500
- Level
- Lead
Not stated in the posting: work type, visa.
Open. First seen 6 November 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Design Engineering Architect - Systems and Interfaces San Jose Job Description: The SSG Central Applications Engineering team seeks an experienced SoC design engineer to…
What this role asks for
Particular to this role
Machine Learning
Rare in Cadence's other 299 open postings.
Compared with Cadence's other open jobs.
Similar jobs
- Director of Engineering for ML hardware design & Architecture at Qualcomm
Shares 2 skills: Verilog, Machine Learning · Lead level · same country - Sr FPGA Design Engineer (NetSec) at Palo Alto Networks
Shares 2 skills: Verilog, Machine Learning · same country - Software Engineer, ML for EDA at ChipAgents
Shares 2 skills: Verilog, Machine Learning · same city - Hardware Machine Learning Engineer at IMC
Shares 2 skills: Verilog, Machine Learning · same country - Research Engineer - Formal Methods at Galois, Inc.
Shares 2 skills: Verilog, Machine Learning · same country - Security Manager, Global Security at Cadence
Also at this company
More jobs like this
COMPANYJobs at Cadence 356
Is this your posting? Email info@careerholo.com to have it removed.