Senior/Staff Process Engineer (Flip Chip)
Lumilens · Singapore
Open. First seen 2 October 2026.
Description
Core Responsibilities
- Owns the process development and technical support of the Flip Chip process for silicon photonic chip wafers, with OSAT or internal line. Process may include plasma cleaning, flux engineering, pick & place, reflow, underfill, curing and/or TCB/NCP flux-less flow.
- DOE to characterize process window and margin. Optimize process integration with upstream processes (e.g. bump/FO) to increase yield and manufacturability.
- Material Characterization & Selection: Evaluate and qualify new manufacturing raw materials, including NCP, flux, underfill etc, as applicable.
- Design and execute DOE plans to characterize thermal and mechanical stress. Lead reliability validations including Temperature Cycling Test (TCT), Unbiased Highly Accelerated Stress Test (HAST) and High-Temperature Storage (HTS).
- Failure Analysis & Debug: Own the root-cause diagnostics of structural failure modes unique to FC (e.g. flux void, residue, misalignment, die warpage, reflow anomaly, underfill void etc), and formulate improvement solutions.
- Manage incoming material quality control, establish SPC control plans and monitor process variation to ensure long-term process stability.
- Compile process SOP, WI, process failure reports and engineering change documents; support NPI new product introduction and process verification.
Key Requirements & Qualifications
- Education: Bachelor or Master degree in Materials Science, Chemical Engineering, Mechanical Engineering, Microelectronics, or an equivalent technical discipline.
- Experience: 5+ years of hands-on industry experience in flip chip assembly.
- Technical Knowledge:
- Deep practical understanding of plasma cleaning, flux engineering, pick & place, reflow, underfill, curing and/or TCB/NCP flux-less flow.
- Comprehensive command of finite element simulation principles regarding warpage, thermal dissipation, and structural mechanical integrity.
- Solid working expertise with industry validation methodologies including FMEA, SPC controls, and structured 8D problem-solving tools.
- Software Tools: High proficiency with robust analytical platforms like JMP, Minitab.
Other openings for this role
2 open postings for this role in Singapore, first posted 2 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 2 October 2026 – open
- 2 October 2026 – open (this posting)
Similar jobs
- Network Engineer at Lumilens
- Senior/Staff/Principal IC Layout Engineer – Optical Engine Silicon at Lumilens
- IC Layout Engineer – Optical Engine Silicon at Lumilens
- Associate Failure Analysis Engineer at Lumilens
- Staff Optical Manufacturing Test Engineer - Hardware Automation at Lumilens
- Senior / Staff ATE Test Engineer – Optical Transceiver Silicon at Lumilens
Is this your posting and you want it taken down? Email info@careerholo.com.