Hardware Verification Engineer
- Level
- Senior
Not stated in the posting: salary, work type, visa.
Open. First seen 3 October 2026.
About the role
Baya Systems's standard text
Baya Systems is inspired by the baya bird, also known as the weaver. Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.
Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era. We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems.
This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!
DESIGN VERIFICATION ENGINEER
AUSTIN, TX
We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions
Responsibilities:
- Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems
Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards
Collaborate with software teams to define and implement configurable testbenches
Work with design teams test plans, failure debug, coverage, etc.
Qualifications and Preferred Skills
BS, MS in Electrical Engineering, Computer Engineering or Computer Science
8+ years and current hands-on experience in block-level/IP-level/SoC-level verification
Proficiency in Verilog, SystemVerilog
Familiarity with industry-standard EDA tools for simulation and debug
Deep experience with UVM-based testbenches
Experience with modern programming languages like Python
Knowledge of Arm AMBA protocols such as AXI, APB, and AHB
Understanding of Arm CHI protocol is a plus
Experience on working with IP's for caches, cache coherency, memory subsystems, interconnects, and NoC's
Experience with formal verification techniques, emulation platforms is a plus
Excellent problem-solving skills and attention to detail
Strong communication and collaboration skills
rich.goldstein@bayasystems.com
Compensation:
- Salary commensurate with experience
- Performance incentives
- Comprehensive medical, dental, and vision benefits
- 401(k) retirement plan
- Equity
What this role asks for
Standard for embedded / hardware roles
Python
Common in embedded / hardware postings at any company.
59% of this description is written for the role. The rest is Baya Systems's standard text, folded away below.
Compared with Baya Systems's other open jobs.
The team: Hardware
This role is one of 9 open in Hardware.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Python (8 of 9), Verilog (8 of 9)
OTHER ROLES ON THIS TEAM
- Manager/Director of Hardware Engineering posted Jul 2
- SOC-IP Architect posted Nov 7
- Microarchitect and RTL Design Engineer posted Jul 27
- Hardware Verification Engineer posted Jul 26
- Microarchitect and RTL Design Engineer posted Feb 14
- Microarchitect and RTL Design Engineer posted Feb 14
- Hardware Verification Engineer posted Feb 14
- Hardware Verification Engineer posted Feb 13
From the team and dates on Baya Systems's own job board.
Similar jobs
- Senior FPGA Verification Engineer at Anduril Industries
Shares 2 skills: Verilog, Python · Senior level · same country - Verification Engineer at Delos Data
Shares 2 skills: Verilog, Python · Senior level · same country - Senior Digital Verification Engineer - Contract at Efficient Computer
Shares 2 skills: Verilog, Python · Senior level · same country - Formal Verification Engineer at Tenstorrent
Shares 2 skills: Verilog, Python · Senior level · same country - Hardware Tools Engineer at MatX
Shares 2 skills: Verilog, Python · same country - Sr. Field Applications Engineer at Baya Systems
Also at this company
Is this your posting? Email info@careerholo.com to have it removed.