Apple
ASIC Design Engineer - Pixel IP
Sunnyvale, CA
- Salary
- $129,300 - $194,700
- Level
- Mid
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 4 October 2026.
About the role
Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you'll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and…
Other openings for this role
3 open postings for this role in Sunnyvale, CA, first posted 4 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 4 October 2026 – open
- 4 October 2026 – open
- 4 October 2026 – open (this posting)
Similar jobs
- Senior ASIC Design Verification Engineer at K2 Space
Shares 4 skills: Verilog, Perl, C++… · same country - Senior ASIC Design Verification Engineer at Palo Alto Networks
Shares 4 skills: Verilog, Perl, C++… · same country - Senior ASIC (Front-End) Design Engineer at Ethernovia, Inc.
Shares 3 skills: Verilog, Perl, C++ · same country - Sr. ASIC Verification Engineer at Tensordyne
Shares 4 skills: Verilog, Perl, C++… · same city - Design Verification Engineer at Baidu USA
Shares 4 skills: Verilog, Perl, C++… · same city - DDR Design Engineer at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.