Design Verification Engineer
- Salary
- $85,400 - $168,100 per year
- Level
- Mid
- Work type
- On-site · Oregon
Not stated in the posting: visa.
Open. First seen 29 October 2026.
About the role
Overview Microsoft’s Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational…
What this role asks for
Particular to this role
Generative AI · Verilog
Rare in Microsoft's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Microsoft's other open jobs.
The team: Silicon Engineering HIRES STEADILY
This role is one of 44 open in Silicon Engineering. 39 were posted in the last 30 days and the oldest in June: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Azure (42 of 44), Microsoft 365 (41 of 44), Python (26 of 44), Verilog (16 of 44), Embedded Systems (15 of 44), C++ (13 of 44), Perl (13 of 44)
OTHER ROLES ON THIS TEAM
- Senior Silicon Validation Engineer posted Oct 29
- Senior Logic Design Engineer posted Oct 28
- Senior Security IP Engineer posted Oct 28
- Senior SoC HW Analog/Functional Validation Engineer posted Oct 26
- Principal SoC HW Analog/Functional Validation Engineer posted Oct 26
- Principal Package Engineer posted Oct 26
- Senior CAD Software Engineer posted Oct 26
- Design Verification Engineer- Senior / Principal posted Oct 23
- Senior SOC Verification Engineer posted Oct 23
- Senior Physical Design Engineer posted Oct 22
- Senior Silicon Engineer posted Oct 22
- Senior SoC HW (Power & Performance) Validation Engineer posted Oct 21
- Senior Principal Power Management Architect posted Oct 21
- Logic Design Engineer posted Oct 21
- Principal Physical Design Engineer posted Oct 20
- Senior Physical Design Engineer posted Oct 20
- Principal Silicon Design Verification Engineer posted Oct 20
- Senior Silicon Engineer posted Oct 20
- Principal Design Verification Engineer posted Oct 20
- Principal Silicon Design Verification Engineer posted Oct 20
- Principal Formal Design Verification Engineer posted Oct 15
- Silicon Physical Design CAD Engineer posted Oct 15
- Senior SOC Integration Engineer posted Oct 14
- Senior Silicon Design Engineer posted Oct 14
- Principal SOC Performance Verification Engineer posted Oct 14
- Senior Software CAD DevOps Engineer posted Oct 13
- Senior FPGA/Silicon Design Engineer posted Oct 13
- Director of Package Design posted Oct 13
- Senior Silicon CAD Software Engineer posted Oct 13
- Test Engineer (Silicon Engineering) posted Oct 13
- Design Verification Engineer posted Oct 12
- Silicon Debug Engineer posted Oct 12
- Senior Packaging Engineer posted Oct 12
- Signal and Power Integrity Engineer posted Oct 8
- Senior Design Verification Engineer posted Oct 6
- Principal Silicon Design Verification Manager posted Oct 6
- Design Verification Engineer - DDR Memory Subsystem posted Sep 30
- Physical Design Engineer II posted Sep 30
- Senior IP Design Verification Engineer posted Sep 29
- Director, Silicon Physical Design CAD posted Aug 5
- Principal Silicon Systems Architect posted Jul 28
- Principal Silicon Engineer posted Jul 22
- Principal Signal and Power Integrity Engineer posted Jun 2
From the team and dates on Microsoft's own job board.
Salary context
18 other open postings titled Design Verification Engineer state a salary: median USD 175,000 to USD 308,500 a year.
Similar jobs
- GSoC Design Verification Engineer at Qualcomm
Shares 3 skills: Verilog, Generative AI, Python · same seniority · same country - Hardware Engineer II - Design Verification at HPR
Shares 2 skills: Verilog, Python · same seniority · same country - Forward Deployed Engineer at ChipAgents
Shares 2 skills: Verilog, Python · same seniority · same country - Principal FPGA Design Engineer at Terran Orbital Corporation
Shares 2 skills: Verilog, Python · same country - Intern, RTL Power Macromodeling Engineer at Samsung Semiconductor
Shares 2 skills: Verilog, Python · same country - Networking Project Manager - CTJ - TS/SCI at Microsoft
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.