Apple
Graphics Cache Hierarchy Design Verification Engineer
Santa Clara, CA
- Salary
- $129,300 - $194,700
- Level
- Mid
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 7 October 2026.
About the role
Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services…
Other openings for this role
3 open postings for this role in Santa Clara, CA, first posted 20 September 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 7 October 2026 – open
- 7 October 2026 – open (this posting)
- 20 September 2026 – open
Similar jobs
- Design Verification Engineer, Hardware at River AI Inc.
Shares 3 skills: Verilog, Perl, Bash · same country · ✓ Visa sponsorship - Senior SoC Digital Verification Engineer, Multimedia Lab at TikTok
Shares 3 skills: Verilog, Perl, Bash · same country - Analog/Mixed-Signal Circuit Design Engineer at SK hynix America
Shares 2 skills: Verilog, Perl · same seniority · same country - Senior or Staff Design Verification Engineer at Powerlattice Technologies
Shares 3 skills: Verilog, Perl, Bash · same country - Tech Lead ASIC Design Engineer at Astera Labs
Shares 3 skills: Verilog, Perl, Bash - Senior Technical Product Manager, Platform, Apple Store Online at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.