Apple
Graphics Cache Hierarchy Design Verification Engineer
Santa Clara, CA
- Salary
- $150,400 - $277,600
- Level
- Mid
- Work type
- Not stated
- Visa
- Not stated
Open. First seen 7 October 2026.
About the role
Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services…
Other openings for this role
3 open postings for this role in Santa Clara, CA, first posted 20 September 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 7 October 2026 – open (this posting)
- 7 October 2026 – open
- 20 September 2026 – open
Similar jobs
- Design Verification Engineer, Hardware at River AI Inc.
Shares 3 skills: Verilog, Perl, Bash · same country · ✓ Visa sponsorship - FPGA Design Engineer II at HPR
Shares 3 skills: VHDL, Verilog, Perl · same seniority · same country - Sr FPGA Design Engineer at Dolby
Shares 3 skills: VHDL, Verilog, Bash · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 3 skills: VHDL, Verilog, Perl · same country - Lead Software Engineer - Low-Power Verification at Cadence
Shares 3 skills: VHDL, Verilog, Perl · same country - Senior Technical Product Manager, Platform, Apple Store Online at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.