CPU Micro-architect/RTL Designer
- Salary
- $216,600 - $325,000
- Level
- Lead
- Work type
- On-site · Austin
Not stated in the posting: visa.
Open. First seen 27 October 2026.
About the role
Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices. As a CPU Micro-architecture and RTL Design Engineer…
What this role asks for
Particular to this role
VHDL · Verilog
Rare in Qualcomm's other 299 open postings.
In most of Qualcomm's ads
Python
Named in most of its open postings, whatever the role.
Compared with Qualcomm's other open jobs.
The team: CPU Engineering
This role is one of 28 open in CPU Engineering. 18 were posted in the last 30 days.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Python (18 of 28), Perl (11 of 28), Verilog (9 of 28), VHDL (7 of 28), C++ (6 of 28), C (5 of 28), Embedded Systems (5 of 28)
OTHER ROLES ON THIS TEAM
- Principal CPU PPA Pathfinding Engineer posted Oct 13
- CPU Verification Engineer (Multiple Locations) posted Oct 13
- RTL Verification Engineer - Haifa posted Oct 13
- CPU Architect and Design - MMU & Security - Hod HaSharon posted Oct 12
- CPU Micro-architect/RTL Designer (Multiple Locations), Italy posted Oct 8
- CPU Verification Engineer posted Oct 8
- DV CAD Engineer posted Oct 7
- CPU SRAM Design Engineer posted Oct 7
- CPU Post-Silicon Performance Engineer posted Oct 7
- CPU Physical Design CAD Engineer (Sr Staff) posted Oct 6
- CPU Server Physical Design Methodology, Infrastructure and Automation Engineer posted Oct 6
- Software Engineer — RISC-V Random Test Generator posted Oct 2
- Senior Software Engineer — RISC-V Instruction Set Simulator (Simulator Engineer) posted Oct 2
- CPU Verification Engineer (RISC-V) posted Oct 2
- CPU Micro-Architecture and RTL Design Engineer (RISC-V) posted Oct 2
- CPU STA CAD Engineer posted Oct 2
- CPU SRAM Design Engineer - Sr Staff / Principal posted Oct 2
- CPU Server Physical Design Engineer, Santa Clara posted Oct 1
- CPU RTL/AI Micro-Architect - AI Development posted Sep 18
- CPU Synthesis CAD Engineer posted Sep 17
- CPU Integration CAD Engineer posted Sep 17
- CPU Post-Silicon Validation Engineer - Multiple Levels posted Sep 17
- CPU Physical Design Engineer posted Sep 17
- Server Product Architect (RISC-V) – Sr. Director posted Sep 17
- CPU Physical Design Timing Engineer (Austin, TX) posted Sep 17
- RISCV CPU System RTL Engineer posted Sep 17
- CPU Integration & 3DIC CAD Engineer posted Sep 17
From the team and dates on Qualcomm's own job board.
Similar jobs
- CPU MicroArchitect / RTL Engineer - Site Lead at Apple
Shares 4 skills: VHDL, Perl, Verilog… · Lead level · same country - Lead Software Engineer - Low-Power Verification at Cadence
Shares 4 skills: VHDL, Perl, Verilog… · Lead level · same country - Senior Digital System Designer at PsiQuantum
Shares 3 skills: VHDL, Verilog, Python · same country - Senior RTL Design Engineer at Efficient Computer
Shares 3 skills: Perl, Verilog, Python · same country - Senior Silicon Design Engineer at Microsoft
Shares 4 skills: VHDL, Perl, Verilog… · same country - Power Engineer at Qualcomm
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.