← All jobs
Weekday AI

FPGA Verification

Bengaluru
Level
Mid

Not stated in the posting: salary, work type, visa.

Open. First seen 21 October 2026.

About the role

This role is for one of Weekday’s clients

Min Experience: 15+ years
Location: Bengaluru
JobType: full-time

Provide technical leadership and architectural oversight for the pre-silicon verification, emulation prototyping, and post-silicon validation of complex, high-throughput FPGA systems designed for Data Center acceleration, AI workloads, and cloud infrastructure. You will define the global verification strategy, architect end-to-end UVM frameworks, and lead the validation of cutting-edge Network-on-Chip (NoC) systems and high-speed interfaces to ensure zero-defect hardware deployment.

Requirements

Desired Skills:

  • Extensive experience leading the design, development, functional verification, and post-silicon validation of complex FPGAs.
  • Expert-level RTL development and advanced constrained-random verification architectures using VHDL / Verilog / SystemVerilog.
  • Deep structural and architectural familiarity with high-density AMD (Xilinx) UltraScale+ / Versal and Intel (Altera) Stratix / Agilex FPGAs.
  • Mastery of modern and legacy FPGA toolchains including Xilinx Vivado, ISE, and Intel Quartus Prime. Proven track record architecting complex functional verification environments in ModelSim, QuestaSim, or VCS, with mastery of UVM / OVM methodologies.
  • Hands-on experience architecting emulation and prototyping solutions (e.g., ZeBu, Palladium, Protium, HAPS) for complex SOC/FPGA designs, early OS/software integration, and co-emulation.
  • Expertise in leading physical lab bring-up, silicon debugging, and driving test automation strategy using Python / Tcl alongside high-speed test equipment.
  • Demonstrated ability to drive technical roadmaps, mentor mid-to-senior engineers, and collaborate across RTL design, software, and systems engineering teams.
  • Deep verification and validation experience with high-speed interfaces (e.g., PCIe Gen 5/6, CXL, 100G/400G Ethernet, HBM2e/3, DDR5) and advanced Network-on-Chip (NoC) topologies optimized for low-latency Data Center workloads.

Must-have skills

FPGA design, functional verification, post-silicon validation

What this role asks for

Standard for embedded / hardware roles

Python

Common in embedded / hardware postings at any company.

Compared with Weekday AI's other open jobs.

The team: Weekday's Client via platform HIRES STEADILY

This role is one of 245 open in Weekday's Client via platform. 125 were posted in the last 30 days and the oldest in September: a team that hires all year rather than one being built.

WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS

Python (85 of 245), CI/CD (65 of 245), SQL (64 of 245), AWS (61 of 245), Azure (50 of 245), LLM (44 of 245), REST (42 of 245)

OTHER ROLES ON THIS TEAM

From the team and dates on Weekday AI's own job board.

Similar jobs

Is this your posting? Email info@careerholo.com to have it removed.